FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)				ATTY, DOCKET NO.	SERIAL N		
				10030972-1	16/119	5.9	60
				APPLICANT	,	1	
				Steinbach et al.			
				FILING DATE	GROUP		
REFERENCE	DESIGNATION	U.S. PAT	ENT C	OCUMENTS			
EXAMINER *	DOCUMENT NUMBER	DATE		NAME			
We !	6,545,545	4/8/2003		Fernandez-Texon			
							
			,				
	<u> </u>						
	-	FORE	EGN P	PATENT DOCUMENTS			·
	DOCUMENT NUMBER	DATE		NAME		YES	SLATIO NO
	 					-	
				-			
	OTHER REFEREN	CES (including /	Autho	r, Title, Date, Pertinent Pa	ges, etc.)		
al	DUNNING, GARCIA, LUNDBERG, NUCKOLLS, An all-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performace Microprocessors, IEEE Journal of Solid-State Circuits, Vol. 30, No. 4, April 1995, pp.412-422.						
M	ANAND, RAZAVI, A 2.75 Gb/s CMOS Clock Recovery Circuit with Broad Capture Range, IEEE ISSCC 2001 Degest, p.214.						
Ma	NOGUCHI, TATEYAMA, OKAMOTO, UCHIDA, KIMURA, and TAKAHASHI, A 9.9G-10.8Gb/s Rate-Adaptive Clock and Data-Recovery with No External Reference Clock for WDM Optical Fiber Transmission, IEEE ISSCC 2002 Digest, p.252.						
EXAMINER	la Ki	/		DATE CONSIDERED			
EXAMINER	Transmission, IEEE		est, p.2				